UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/605,585	10/10/2003	Masaki Takaoka	RHM-US020052	2584
	7590 05/14/200 OUNSELORS, LLP		EXAMINER	
1233 20TH STE	REET, NW, SUITE 700		NADAV, ORI	
WASHINGTON, DC 20036-2680			ART UNIT	PAPER NUMBER
			2811	
			MAIL DATE	DELIVERY MODE
			05/14/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)
	10/605,585	TAKAOKA ET AL.
Office Action Summary	Examiner	Art Unit
	Ori Nadav	2811
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the o	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D.  - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period.  - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailir earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be tire will apply and will expire SIX (6) MONTHS from the, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).
Status		
1) ☐ Responsive to communication(s) filed on <u>01 A</u> 2a) ☐ This action is <b>FINAL</b> . 2b) ☐ This action is <b>FINAL</b> . 2b) ☐ This action is application is in condition for allowed closed in accordance with the practice under	s action is non-final. ance except for formal matters, pro	
Disposition of Claims		
4) ☐ Claim(s) 14-22 is/are pending in the application 4a) Of the above claim(s) 15,17 and 22 is/are 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 14,16 and 18-21 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or Application Papers	withdrawn from consideration.	
9) The specification is objected to by the Examination The drawing(s) filed on is/are: a) acreated a complex and a complex	cepted or b) objected to by the drawing(s) be held in abeyance. Section is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureat * See the attached detailed Office action for a list	nts have been received. Its have been received in Applicat Pority documents have been receive Tau (PCT Rule 17.2(a)).	ion No ed in this National Stage
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate

#### **DETAILED ACTION**

#### Election/Restrictions

Claims 15, 17 and 22 are withdrawn from further consideration pursuant to 37 CFR 1.142(b), as being drawn to a nonelected embodiment, there being no allowable generic or linking claim. Applicant timely traversed the restriction (election) requirement in the reply filed on 10/20/2004.

# Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 16 and 21 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

The claimed limitations of a third semiconductor element formed on a first surface of the another semiconductor substrate facing the semiconductor substrate having a gate electrode, a source electrode, and a drain electrode, as recited in claim 16, are unclear as to which element is facing the semiconductor substrate, and which element is having a gate electrode, a source electrode, and a drain electrode.

The claimed limitation of a third wiring, as recited in claim 21, is unclear as to whether this third wiring is the same element recited in dependent claim 14 or a different element.

Application/Control Number: 10/605,585 Page 3

Art Unit: 2811

# Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 14 and 18-21, as best understood, are rejected under 35 U.S.C. 102(b) as being anticipated by Benecke et al. (5,049,460) or Akram et al. (6,107,109).

Benecke et al. teach in figure (3l) and related text a semiconductor device, comprising:

a semiconductor substrate 1, 2 having a semiconductor substrate main unit and a thin portion, the thin portion being thinner than the semiconductor substrate main unit such that a recessed portion is formed in the semiconductor substrate at the thin portion, the thin portion having at least one through hole formed therein; and

a through wiring 7 including a first wiring formed on a first surface of the semiconductor substrate, a second wiring formed on a second surface opposite to the first surface, and a third wiring that fills the through hole, is formed along a wall surface of the recessed portion, and connects the first wiring and the second wiring,

wherein the first wiring has a first sub-wiring extending from the semiconductor substrate main unit to the thin portion on the first surface of the semiconductor substrate along a direction intersecting with a border of the semiconductor substrate main unit and the thin portion, and a second sub-wiring connected to the first sub-wiring and extending along the border on the thin portion, and

the through hole being formed at a location corresponding to a connection part of the first sub-wiring and the second sub-wiring, and

Page 4

the through hole being formed at an end part of the second sub-wiring, and a plurality of the through holes (see figure 1) formed under the second sub-wiring, and

a third wiring is formed on the wall surface of the recessed portion along a direction intersecting with the border.

Akram et al. teach in figure 1D and related text a semiconductor device, comprising:

a semiconductor substrate 10 having a semiconductor substrate main unit and a thin portion, the thin portion being thinner than the semiconductor substrate main unit such that a recessed portion is formed in the semiconductor substrate at the thin portion, the thin portion having at least one through hole formed therein; and

a through wiring including a first wiring 26 formed on a first surface of the semiconductor substrate, a second wiring 36, 38 formed on a second surface opposite to the first surface, and a third wiring 34 that fills the through hole, is formed along a wall surface of the recessed portion, and connects the first wiring and the second wiring,

wherein the first wiring has a first sub-wiring extending from the semiconductor substrate main unit to the thin portion on the first surface of the semiconductor substrate along a direction intersecting with a border of the semiconductor substrate main unit and the thin portion, and a second sub-wiring connected to the first sub-wiring and extending along the border on the thin portion, and

the through hole being formed at a location corresponding to a connection part of the first sub-wiring and the second sub-wiring, and

the through hole being formed at an end part of the second sub-wiring, and a plurality of the through holes formed under the second sub-wiring, and a third wiring is formed on the wall surface of the recessed portion along a direction intersecting with the border.

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 16, as best understood, is rejected under 35 U.S.C. 103(a) as being unpatentable over (Benecke et al. or Akram et al.) in view of Applicant Admitted Prior Art (AAPA).

Benecke et al. and Akram et al. teach substantially the entire claimed structure, as applied to claim 14 above, except another semiconductor substrate disposed under the semiconductor substrate; and a third semiconductor element formed on a first surface of the another semiconductor substrate facing the semiconductor substrate having a gate electrode, a source electrode, and a drain electrode, wherein the through wiring of the

drain electrode of the third semiconductor element.

semiconductor substrate is connected to at least one of the source electrode and the

Page 6

AAPA teaches in figure 24 and paragraphs [0004] to [0007] another semiconductor substrate disposed under the semiconductor substrate; and a third semiconductor element formed on a first surface of the another semiconductor substrate facing the semiconductor substrate having a gate electrode, a source electrode, and a drain electrode, wherein the through wiring of the semiconductor substrate is connected to at least one of the source electrode and the drain electrode of the third semiconductor element.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to another semiconductor substrate disposed under the semiconductor substrate; and a third semiconductor element formed on a first surface of the another semiconductor substrate facing the semiconductor substrate having a gate electrode, a source electrode, and a drain electrode, wherein the through wiring of the semiconductor substrate is connected to at least one of the source electrode and the drain electrode of the third semiconductor element in Benecke et al. or Akram et al.'s device, in order to reduce the size of the semiconductor device.

#### Response to Arguments

Applicant's arguments with respect to claims 14, 16 and 18-21 have been considered but are moot in view of the new ground(s) of rejection.

Application/Control Number: 10/605,585 Page 7

Art Unit: 2811

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ori Nadav whose telephone number is 571-272-1660.

The examiner can normally be reached between the hours of 7 AM to 4 PM (Eastern

Standard Time) Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Lynne Gurley can be reached on 571-272-4670. The fax phone number for

the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published

applications may be obtained from either Private PAIR or Public PAIR. Status

information for unpublished applications is available through Private PAIR only. For

more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have guestions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

O.N. 5/14/2008 /ORI NADAV/ PRIMARY EXAMINER TECHNOLOGY CENTER 2800